We build electronic device based on graphene to demonstrate switching device operation utilizing Dirac Fermion Optical analogy for quantum electronic transport. Using collimator and reflector for electron waves, our device shows an order of magnitude improvement compared to previous reported value. We found that the device's electronic characteristics and performance are resilient to environmental change of temperature, bias current, doping and global electrostatic gate offset. The tunable collimator and reflector demonstrated in this work, together with the methods for characterizing their quantum characteristics separately from the trivial contributions, provide the building blocks towards more sophisticated quantum devices. We believe our results will motivate significant interest in applications of relativistic quantum physics and electron-optics for novel device applications.
point. However, it is much larger than previously reported DFO based devices (21) and may in fact suffice for analog applications (19). We also emphasize that the switching operation based on our DFO does not require a 'band-gap' in the channel material, since the device operation relies on Klein tunneling of Dirac fermions which in turn keeps the high mobility of graphene intact in the on state and uses a gate tunable transport gap for off state.
In order to realize complete collimation-filter DFO switch, alignment between the collimated beam and the reflected beam is necessary. Random scatterers in the channel can alter the propagation direction of the beam after collimation, directing beams with wrong incident angles to the reflector. Disorder will thus reduce the filtering efficiency of the collimator-reflector pair. We follow analysis similar to Ref. (26) to probe the disorder induced degradation of collimation-filter DFO switch. We first assign the resistance of single PN junction R J in the diffusive transport limit, by summing over all incident angles to the junction (8). For completely diffusive transport, we can write the total resistance of the device as a sum of serially connected local resistances, including the contributions from the junction, contact and graphene channels.
In a ballistic graphene channel where the DFO collimation-filter switching is effective, we then expect the measured R T to be substantially larger than the sum of all the local resistance contributions (26).
We emphasize that the trivial PN junction resistances themselves contribute to the on-off as well, therefore it is important to isolate the DFO contribution from R T . Independent control of carrier density in each gate region in our device design allows us to estimate the resistance contributions from the collimator junctions (R J,1 ) and the reflector junction (R J,2 ) by using different gating schemes (see SI Appendix, Fig. S1 ). As shown in Fig. 2 , the collimation junction governs R T in the gate configuration A, while the reflector junction governs R T in the configuration B. Thus, R J,1 and R J,2 can be probed independently. In configuration A, the beam from the source crosses only the collimator junction before reaching the drain electrode. In this configuration, R T is expressed as R T (V 1 ,V 2 ) = R C,1 (V 1 ) + R G,1 (V 1 ) + R J,1 (V 1 ,V 2 ) + R G,2 (V 2 ) + R C,2 (V 2 ), where R C,1 and R C,2 represent the contact resistance of source and drain electrodes, respectively, and R G,1 and R G,2 do the graphene channel resistance of blue and green regions, respectively. Here, R J,1 is symmetric with exchanging V 1 and V 2 , R J,1 (V 1 ,V 2 ) = R J,1 (V 2 ,V 1 ), and vanishes when V 1 = V 2 , i.e., R J,1 (V 1 ,V 1 ) = 0. As a result, R J,1 can be expressed in terms of R T :
Note that in this expression, all the terms of R C 's and R G 's are cancelled out and R J,1 can be obtained from the measured R T map. Similarly, R J,2 can be extracted from configuration B, where the beam goes through only the reflector junction in front of the drain electrode. Now when the beam from the source goes through both collimator and reflector junctions, we need to introduce an effective resistance R SJ (V 1 ,V 2 ) which describes the effect of the collimation-filtering. R T in this situation (configuration C) can be written
. Here, considering the electron-hole symmetry of the graphene channel, R 2 (V 2 ) » R 2 (-V 2 ). We also assume a negligible series junction resistance in the unipolar regime, i.e., R SJ (V 1 ,V 2 ) » 0 for V 1 ×V 2 > 0. Note that R SJ (V 1 ,V 2 ) becomes precisely zero for V 1 = V 2 . Summing up, we can rewrite R SJ in terms of R T :
Figure 2 shows R J,1, R J,2 and R SJ as a function of V 1 with a fixed voltage at V 2 = -5 V. The finite R J,1 and R J,2 in the bipolar regime (V 1 > 0) is a consequence of the reflected electrons at the PN junctions, whereas small value of R J for V 1 < 0 indicates that the junctions are transparent in the unipolar regime. We also plot R J,1 +R J,2 to compare with R SJ . As we discussed above, if the DFO contribution exists, R T would be larger than R J,1 +R J,2 . Indeed, as shown in Fig. 2 , R SJ is larger than R J,1 +R J,2 for V 1 > 0.7 V, where the two PN junctions are well developed. R SJ is larger than R J,1 +R J,2 for PNP regime as well (the inset of Fig. 2) , directly confirming the DFO switching occurs at both polarities.
We further investigate the DFO switching quantitatively, by analyzing a full set of transmission coefficients T ij between the i-th and j-th terminal in our device as a function of two gate voltages (V 1 ,V 2 ). Note that the i and j indices can represent all three electrodes including two source and one drain electrodes. We employ a scattering matrix model in conjunction with the Landauer-Buttiker formalism to compute currents in all possible source-drain and gate configurations to determine T ij (see SI Appendix, Figs. S2 and S3). Figure   3a shows T ij as a function of V 1 and V 2 . The diagonal matrix elements (i=j) represent the fraction of carriers reflected back to the same electrode from which they were injected. In the absence of PN junctions (along with the diagonal line for V 1 =V 2 ), the main contribution to the diagonal element T ii represents the probability of carriers being reflected right back at the contact interface in their unsuccessful attempts of getting through. Therefore, 1-T ii is the contact transparency for the i th contact. We find each T ii approaches 0.6 in the NNN regime, consistent with the contact transparency of ~0.4 estimated in the two-terminal resistance (see SI Appendix, Fig. S4 ).
The off-diagonal matrix elements of T ij contain the quality of DFO switching. In particular, in the presence of PN junctions, we expect the T 23 =T 32 (source-to-source reflection) is maximized, and T 12 and T 13 (sourceto-drain transmission) are minimized. In order to quantify the quality of the DFO switching, we define the relative transmission coefficients, T R =2T 23 /(T 12 +T 13 ). Fig. 3b shows T R as a function of V 1 and V 2 . T R is expected to be larger in the 'off' regime while it becomes smaller in the 'on' regime. A horizontal line cut of T R map in (V 1 , V 2 ) plane at V 2 = 5V shows the evolution of T R from the NPN regime to the NNN regime.
The contact transparency along this line is kept high (> 0.4) to minimize its influence on T R . In the absence of PN junctions (NNN regime, V 1 > 0), T R is close to 1, and the injected currents from one of the source contacts are equally split towards the other two electrodes. However, when the PN junctions are established, Klein tunneling across the junction establishes a collimation-reflection effect, increasing T R above the unity. Figure 3b shows that T R in the fully developed PNP regime can reach up to 1.4, indicating that DFO switching is effective. Near zero gate voltage (charge neutrality point), carrier motions becomes non-ballistic due to the enhanced effect from disordered electron-hole puddles. In this regime, DFO picture breaks down and our method of extracting T R becomes inaccurate. This leads to the strongly fluctuating values of T R near V 1 = 0V.
Viewed as a transistor, our DFO switching device exhibits modestly low on-off ratio due to the absence of any energy gaps, and therefore, due to the lack of carrier depletion and device insulation. Instead of band gap, we have introduced a transport gap utilizing angle dependent filtering by the collimator-reflector pair. This transport gap is robust against temperature variations or bias voltages with ideal edges for Klein tunnelling. Even in the presence of diffusive edge scattering it turns into a pseudo gap with a non-zero floor. Thus it provides stability of the device against temperature and bias voltages up to pseudo gap range, which depends on gate voltages (16). The critical device parameters that govern the charge transport characteristics, including contact transparencies, Klein-tunneling probability, carrier densities and quantum conductance for the channels are all insensitive to the temperature and applied bias voltage below critical values, presumably set by inelastic scattering processes. In the graphene channel with hBN, we expect such critical energy scale to be ~ 100 meV, due to optical or substrate induced phonons (27, 28). Figure 4 shows the device characteristic with a wide range of bias currents (up to 150 mA) and temperatures (1.8-230 K). We indeed confirm the stability of the device performance over the entire measured range. The small change in R T near the peak around V 2~-1 V is due to the thermally excited electrons and holes across the Dirac point. However, the device characteristics for high values of |V 2 | are not affected by operating temperatures up to 230 K and channel current density up to 10 2 A/m, demonstrating the robustness of DFO process in our device. We also demonstrate that the on-off device performance can be further improved by engineering the geometric shape of gate electrodes and optimizing DFO (see SI Appendix, Fig. S5 ).
In conclusion, a quantum switch based on DFO has been investigated, utilizing angle-dependence of Klein tunneling to realize optical analogies of the tunable collimator and reflector. In order to isolate the electron-optic process resulted from collimation and reflection at PN junctions, we measure the resistance of PN junctions individually. We first measure R(V1, V2), the two probe resistance 
measured with gate configuration Fig. S1e) , we obtain the net contribution from the gate-defined electronoptic process, as plotted in Fig. 2 of the main article. RS-RJ1-RJ2 yields the non-trivial net contribution from the gate-defined electron-optic process.
S2. Extraction of Transmission Coefficients.
The Landauer-Büttiker formalism provides a general description of ballistic transport of multi-terminal structures. In this formalism, all the microscopic scatterings in the conduction channels are summed over and simply represented by a single scattering. At zero temperature, the current Ii in the i-th terminal is written by , -Eq. 1 For example, the current through terminal 2 (I2) in the three different configurations in Fig. S3 can be written
where is a redefined transmission coefficient, and each configuration is denoted by the index a =1, 2 and 3, say, for left, middle, and right panels in Fig. S3 , respectively. Again, V2 and V3 are the voltages of terminal 2 and 3 with respect to the voltage of sourcing terminal 1, V1, which we set to be zero.
These three linear equations can be written in a matrix form as , -Eq. 4
. -Eq. 5
With linear algebra, the least-square solution for can be calculated as . -Eq. 6
After the similar algebraic procedure can be repeated for obtaining other components of . and can be obtained by considering I1, while and can be obtained by considering I3. Remaining column of ( , and ) can be obtained using the data set taken by sourcing terminals other ( ) 
S3. Achieving Optimum Device Performance.
While ballistic graphene is not difficult to obtain with proper hBN-encapsulation, in this particular quantum transistor (Fig. S4a) , two additional fabrication challenges must be overcome in order to achieve optimum device performance. First, the contact transparency (T, defined as the transmission probability of carriers across the contact) needs to be improved in order to maximize the device conductance in ON state, as well as the yield of carrier reception and carrier injection at the source contacts in OFF state. We first lithographically define a mask with standard PMMA electron beam (e-beam) lithography resist and expose a 1D graphene channel for electrical contacts using a reactive ion etching process. We then immediately deposit Cr/Pd/Au to make contact using the same mask. This allows clean graphene-contact interface and minimum gating effect by contact metal. The contact transparency as a function of carrier density (inset)
demonstrates high quality n-type contact in our device. Second, it is not a trivial task to integrate local gating capability without compromising the ballistic nature of the graphene. Local gate patterns can introduce strain, remote scatterer and distortion to graphene channel, rendering the device diffusive and inhomogeneous. In order to overcome this challenge, we employ improved lithography by proximity correction, PdAu local gate deposition, and vacuum annealing at 350 ℃. This allows us to fabricate atomically-flat local gates, as shown in the atomic force microscope scan along the purple line in Fig. S4a This device fabrication method enables the integration of local gating capability and ballistic encapsulated graphene in a strain-free and defect-free manner, without compromising the ballistic nature of the device. 
S4. Offset-Saw-Tooth Device.
An alternative way of device design to remedy the diffusive scattering in the saw-tooth device is to capture the leakage current with another set of sawtooth gate-pattern, offset laterally to the first set of the sawtooth gate. Figure S5a shows the basic device operation principle. The PN junctions closest to the contacts are perpendicular to the current path, serving as collimator. The reflector is designed as saw-tooth shaped, which prevents carriers from going across the device in OFF state. In addition to the doublereflection process (solid line in Fig. S5a ), the double-refraction process (dashed line in Fig. S5a ) also contributes to the OFF resistance. Due to our e-beam lithography resolution and also to the finite Fermi wavelength of the charge carriers, both estimated on the order of ~10nm, the tips of these saw-tooth patterns becomes transparent for perpendicularly injected current. Therefore, we added another set of saw-tooth pattern, offset with respect to the original one, to reduce this current leakage in OFF states (dotted line in Fig. S5a ). The resulting device yields an improved on/off ratio (Fig. S5d ) of ~13. We also conduct a controlled study with devices containing different numbers of saw-tooth gates ( Fig. S5b and c) , 
